

We claim:

1. A method for reducing leakage current in a read only memory device comprised
5 of an array of transistors having a plurality of columns of transistors, comprising the step of:
precharging only a portion of said columns during a given read cycle of said read
only memory device.
2. The method of claim 1, wherein said portion of said columns is limited to a subset
10 of columns including those columns that will be read during said given read cycle.
3. The method of claim 1, further comprising the step of decoding a read column
address to precharge only said portion of said columns that will be read during said given read
cycle.
15
4. The method of claim 1, wherein said plurality of columns of transistors are
arranged into a plurality of sub-arrays.
5. The method of claim 4, further comprising the step of selectively precharging one
20 or more of said plurality of sub-arrays having columns that will be read during said given read
cycle.
6. The method of claim 1, further comprising the step of precharging only those
columns that will be read during said given read cycle.
25
7. A read only memory device, comprising:
an array of transistors having a plurality of columns of transistors; and
a decoder for selectively precharging only a portion of said columns during a
given read cycle.
30

8. The read only memory device of claim 7, wherein said portion of said columns is limited to a subset of columns including those columns that will be read during said given read cycle.

5 9. The read only memory device of claim 7, further comprising a decoder to decode a read column address to precharge only said portion of said columns that will be read during said given read cycle.

10 10. The read only memory device of claim 7, wherein said plurality of columns of transistors are arranged into a plurality of sub-arrays.

11. The read only memory device of claim 10, further comprising a precharge decoder to selectively precharge one or more of said plurality of sub-arrays having columns that will be read during said given read cycle.

15 12. The read only memory device of claim 7, wherein said read only memory device is further configured to precharge only those columns that will be read during said given read cycle.

20 13. A method for reading a read only memory device, comprising the step of:
precharging only a portion of said columns during a given read cycle of said read only memory device; and
evaluating said read only memory device during said given read cycle.

25 14. The method of claim 13, wherein said portion of said columns is limited to a subset of columns including those columns that will be read during said given read cycle.

15. The method of claim 13, further comprising the step of decoding a read column address to precharge only said portion of said columns that will be read during said given read
30 cycle.

16. The method of claim 13, wherein said plurality of columns of transistors are arranged into a plurality of sub-arrays.

5 17. The method of claim 16, further comprising the step of selectively precharging one or more of said plurality of sub-arrays having columns that will be read during said given read cycle.

18. The method of claim 16, further comprising the step of precharging only those
10 columns that will be read during said given read cycle.

19. An integrated circuit, comprising:
a read only memory device, comprising:
an array of transistors having a plurality of columns of transistors; and
15 a decoder for selectively precharging only a portion of said columns during a given read cycle.

20. The integrated circuit of claim 19, wherein said portion of said columns is limited to a subset of columns including those columns that will be read during said given read cycle.

20 21. The integrated circuit of claim 19, further comprising a decoder to decode a read column address to precharge only said portion of said columns that will be read during said given read cycle.

25 22. The integrated circuit of claim 19, wherein said plurality of columns of transistors are arranged into a plurality of sub-arrays.

23. The integrated circuit of claim 22, further comprising a precharge decoder to selectively precharge one or more of said plurality of sub-arrays having columns that will be read
30 during said given read cycle.

24. The integrated circuit of claim 19, wherein said read only memory device is further configured to precharge only those columns that will be read during said given read cycle.